A high-performance low-power static differential double edge-triggered flip-flop
نویسندگان
چکیده
A new static differential double edge-triggered flip-flop is proposed. In order to ensure the double edge triggering operation. a narrow pulse is generated after each clocking edge, by means of clock racing. Compared to existing double edge-triggered flipflops, the presented circuit configuration presents improved delay characteristics, reduced power consumption. while keeps the total transistor count low. Further power and transistor savings can be achieved by applying the narrow pulse to more than one similar adjacent DET flip-flops.
منابع مشابه
A Fully Differential High-speed Low Voltage Double-edge Triggered Flip-flop (detff)
In this paper, a high-speed double-edge-triggered flip-flop designed in 0.18μm CMOS technology is presented. Flip-flops, to a large extend, determine the speed of synchronous systems. The proposed flip-flop can operate with a clock rate as high as 12.5GHz, which translates to 25GB/s data rate. It samples the data on both edges of the clock. All signals are realized differentially. The different...
متن کاملA novel low power and high speed double edge explicit pulse triggered level converter flip-flop
One of the effective ways to reduce power consumption is using clustered voltage scaling technique. The level converter flip-flop is needed to control static current when the block with Low Supply Voltage (VDDL) drives the block with High Supply Voltage (VDDH). One of the big challenges of design is that level converter flip-flop has low power and high speed. In this paper, pulse triggered leve...
متن کاملLow Power and High performance JK Flip - Flop using 45 nm Technology
-In current scenario, VLSI circuit’s greatest challenges is to reduce the power dissipation and surface area so that longer life and high performance achieved to greater extent. The key parameter is threshold voltage to reduce the leakage power. In our proposal, we design low power and high performance JK flip-flop. JK flip-flop is designed with the help of D flip-flop and with some logic gates...
متن کاملSingle Edge Triggered Static D Flip-Flops: Performance Comparison
Due to fast growth of portable devices, power consumption and timing delays are the two important design parameters in high speed and low power VLSI design arena. In this paper we presents the comparison of single edge triggered static D flip-flop designs to show the benefit of power consumption ,delay and power delay product on the basis of area efficiency.
متن کاملA dual-pulse-clock double edge triggered flip-flop for low voltage and high speed application
In this paper, a low voltage dual-pulse-clock double edge triggered D'flip-flop (DPDET) is proposed. The DPDET flip-flop uses a split output latch clocked by a short pulse train. Compared to the previously reported double edge triggered flip-flops, the DPDET flip-flop uses only six transistors with two transistors being clocked, operating correctly under low supply voltage. The total transistor...
متن کامل